Show understanding of the importance/use of pipelining and registers in RISC processors

Describe the stages of the Fetch-Execute (F-E) cycle